Abstract
increase the available processing power and provide online software filtering of the acquired events. With the second generation ACP RISC processor modules [2] on the horizon, experiments are planning to incorporate them into their online systems to provide much enhanced event processing and data filtering capabilities. The data acquisition software groups develop and support readout and event acquisition software for experiments to satisfy their current and future needs. In the last two years there has been an increase in the data throughput requirements of the experiments we support, together with a significant increase in the number and variety of processors and intelligent modules in online systems. To address these issues we are developing a new data acquisition software system -PAN-DA [3] .
We have selected a sub-set of available intelligent modules in VME and FASTBUS for development of full software and system support ( Figure 1 ). We have designed PAN-DA software in a fashion which allows use of these modules in different experiment architectures and to satisfy differing specific requirements.
The software we have developed allows incorporation of these modules into existing data acquisition systems. An additional goal is to provide software packages that are easily transportable to new modules, whose hardware specifics are different but whose functional roles are similar to existing supported modules.
As part of PAN-DA, we are incorporating software tools for managing, synchronizing and debugging heterogenous systems incorporating many different hardware modules and front-end sub-systems, so that an "Online System" can be used as an integrated whole to acquire and analyze data.
PAN-DA software is designed to allow us to migrate support to new hardware technology as experiments incorporate such modules in their data acquisition systems.
FIRST IMPLEMENTATION OF PAN-DA

SOFTWARE
Our first implementation of PAN-DA supports only Motorola 68K processors on FASTBUS and VME boards. The first modules to be supported are respectively U.S. Government work not protected by U.S. copyright. the Struck GPM [4] , the Motorola MVME133A-20, with additional support for incorporating use of the ACP/Omnibyte 68020 processor board.
Support for experiment written data processing code using the ACP software and hardware is provided in the ACP 68020 modules which are used to buffer events.
Support for the FASTBUS Smart Crate Controller [51, now in prototype at Fermilab, is planned within the six months. Evaluation of the Cern CHI [6] and a VME based RISC processor board, the ACP I1 module, is also planned.
Data paths from CAMAC, FASTBUS, and VME are supported with data logging to conventional 9-track magnetic tape or 8mm cassette recording media from VME.
We use the Software Components pSOS multitasking kernel operating system. It supports a system debugger, system downloading, synchronization and multi-tasking services [7] . The VAX based Microtec cross-compiler tools are used for program development. All except time-critical code (which is written in assembler) is implemented in C. All software packages are designed using the Structured Analysis Structured Designed tool CADRE.
Single centralized program sources are maintained, from which are generated the board specificcodes. This architecture supports effective data throughput rates for the following event builders of 4 Mbytes/sec using the GPM, expectations of 10-20 Mbytes/sec using the FASTBUS Smart Crate Controler and 0.5 Mbytes/sec using the MVME133A-20 (This contrasts to a maximum possible throughput of 0.5 Mbyte/sec with our existing interfaces on a MicroVAX system.) Use of parallel crates for building and logging events, can provide multiples of these throughput values.
In a data "spill stucture" environment, where events occur only about 30% of each minute, monitoring and diagnostic programs can be executed on particular sub-systems and/or modules during the interspill period, without compromising the overall data throughput or corrupting the main data path. The multi-master capabilities of FASTBUS, VME and auxilliary CAMAC controllers, allow software for the traditional "Qbus to data acquisition bus" controllers to be used in parallel with the newly supported modules. PAN-DA provides a framework for user monitoring and diagnostic softwdre to have access to all levels and modules in the system .
SPECIFIC EXPERIMENT CONFIGURATIONS
GPM Event Builder - In Figure 2 , event building is done over the FASTBUS backplane by the GPM, with sub-systems supplying data from CAMAC, FASTBUS and "special box" systems. This provides an upgrade path for several existing experiments which previously buffered data in FASTBUS memories before building the events in a PDP-1 1 or MicmVAX. The GPM reads data from the FASTBUS memories and pushes the data through a FASTBUS to VME connection -the FASTBUS to Branch Bus controller -to buffers on ACP processor boards. The events are logged directly from VME simultaneously on two 9 track tapes. Use of the Branch Bus for transfer of the events allows data to be selectively sent to more than one VME crate as required. We will provide the software shortly, to fully support such a system for Fermilab Photoproduction Experiment 687.
PAN-DA
Event Building Over VME - Figure 3 shows event building being done over the VME backplane. Because of the dearth of VME Masters with fast DMA capability, the current event building rate per backplane of this architecture is limited to 1-3 Mbyte/sec. In addition, existing high speed VME crate interconnects -eg the HVE link -limit the number of VME crates that can be fed events. Hadroproduction experiment 791 will use the FASTBUS Smart Crate Controller to provide pipelined data readout from the front-end modules during the spill, and to push the data to large buffer memories for slower readout and event building in the interspill period. 
Configuration with Event Building Over
GENERAL PURPOSE MASTER (GPM)
The software provided for the GPM allows it to fulfill several different roles. It can be used as a FASTBUS event builder, front-end monitor and/or stand-alone FASTBUS host. Support for the GPM has been integrated into the extensions of pSOS which are provided as part of the PAN-DA software system. This provides a true multitasking environment for the application programmer such that, for example, several readout programs may be active concurrently each responding to different triggers for their processing. The extensions include system diagnostic tools for capturing a complete memory dump of the board and uploading it to a VAXNMS system for offline examination in a non time-critical non-perturbative fashion. Figure 4 shows the internal software modules provided on the GPM.
We have ported the FASTBUS standard routines developed at Los Alamos for the GPM [9] to run under pSOS. We have extended the implementation to provide a C calling interface and to include assembly Macros to implement a sub-set of the standard routines (with the same parameter sequence and name as the standard routines). These allow FASTBUS operations to be executed with a minimum of software overheads, while allowing use of the parameter and error reporting software built into the existing routines.
A connection oriented communications software package over the terminal line is being implemented as part of the RPX package to allow control of the GPM (and any other modules with only RS232 as the control path) to be fully integrated with the other processors supported by PAN-DA.
We have coded a module independent data acquisition readout and control system (FEREAD) whose fist implementation is for the GPM. Its overall structure is shown in Figure 5 -inclusion of user specific data readout and processing programs. The system is designed to allow this to be as efficient as possible.
-pushing of event data through the output data port.
The initial implementation provides for the data to be sent to VME buffers, part of the PAN-DA system. This software -excluding the data 1/0 routines specific to the GPM -has been ported to the VME based Motorola MVME133A-20 -thus providing support for this module to read data and build events over the VME backplane as part of a PAN-DA system. Although the LeCroy 1821 has a very high speed data input port and a 32-bit parallel output port that can support 20 Mbyte/sec output, it has limited processing capability -it has no arithmetic logic unit. For Experiment 706, which uses an 1821 to build events and send them to a Microvax for logging and analysis, this has been bypassed by using the GPM as a "friend" to the 1821. For each event to be read out, the GPM performs the initialization and cleanup operations. The GPM then triggers the 1821 to perform simple readout of the data to the Microvax.
The GPM has only a single high speed data portits FASTBUS interface. In contrast, the FSCC includes two high speed data I/O ports -the FASTBUS backplane interface for data input and a simple 32-bit wide parallel data bus for output for which adaptor to a variety of existing buses (RS485, 1821/ECL, fibre-optic cable) are provided. The FSCC provides independent control of the ports by the onboard sequencer and 68020 processor, to give an overall throughput of approaching 20 Mbytedsec (see Figure 6 ).
The FSCC includes an Ethernet interface. This allows for more reliable, higher speed control and parameter downloading of the module. It removes the distance and speed constraints imposed by only having an RS232 interface for control.
As a result of our prior experience in porting pSOS, we were able to successfully port the pSOS debugger at the first attempt with less than a weeks work. With the similar architecture of the FASTBUS interface with respect to the 68020 processor, we expect to be able to port the FASTBUS standard routines from the GPM to the FSCC with a minimum of effort. In addition, FEREAD should port almost entirely without change to this new board. As part of our support for the FSCC, and consistent with the goals of the PAN-DA project, we are implementing a system independent portable implementation of TCP/IP, based on the Berkeley UNIX BSD 4.2 software [13]. It incorporates well defined call-outs for the system and interface dependent parts of the software. It provides user access to lower level -less overhead -ethernet protocols such as UP and raw ethernet. The software will include a user interface socket library common to that available in the VAXNMS environment.
MODULE AND SYSTEM MONITORING
As discussed above, we emphasized the incorporation of module and system debugging and integration tools at all levels of the software -from the lowest operating system level, to the highest level centralized initialization and synchronization software.
In support of data, module and system monitoring anddiagnosis of the front-end sub-systems and associated intelligent controllers, as well as to enhance support for WcroVAX based experiments, we have extended our VMS based software support for the LeCroy 1821 and the Jorway 41 1 controllers.
For the 1821 we have implemented the FASTBUS standard routines. Lists of FASTBUS operations to be executed, generated from calls to these routines, can include 1821 specific operations. The existing Fermilab list processing device driver for the LeCroy 1821 supports all functions required by the standard routines [14] . We are converting the diagnostic tool, DDL [15] to interface to this standardroutine package. In addition, we are extending the functionality of the data readout portion of the Jorway 4 11 list processing device driver, to allow arithmetic and parameter operations to occur on the VAX as part of a CAMAC data readout list [ 161.
These enhancements extend the utility of the existing VMS based VAXONLINE data acquisition software [ 171.
FUTURE IMPLEMENTATIONS
The design and implementation decisions we have made for the first implementation of the PAN-DA software system for front end processor modules, event builders and data movers, puts us in a position to provide software support for new and more powerful boards. In the near future, the commercial availability and enhanced features of the Cern Host Interface (CHI) clearly make it an excellent candidate for evaluation as a replacement for the GPM. So far, our experience with the first implementation of PAN-DA supports our goal of being able to easily port software designs, tools and applications to new intelligent modules.
The separation of control and data paths in the software system, provision of functionally layered software packages, design of module independent software tools, will allow us to evaluate and support new modules with few changes in the design of the software and minimal and well defined changes in its implementation.
As a result of our experiences so far in development of PAN-DA, we feel we are -ready to take advantage of the new hardware as it becomes available; able to provide for very high data throughput systems by the use of vertical and horizontal parallelism; providing a smooth migration path for experiments with existing data acquisition systems to use of the new hardware and software modules; not locked into a particular architecture, bus implementation, processor module or communications path; ready to make use of impending RISC and DSP based processor boards.
